CDCE925
INSTRUMENTS LVCMOS OUTPUTS

## FEATURES

- Member of Programmable Clock Generator Family
- CDCE913/CDCEL913: 1-PLL, 3 Outputs
- CDCE925/CDCEL925: 2-PLL, 5 Outputs
- CDCE937/CDCEL937: 3-PLL, 7 Outputs
- CDCE949/CDCEL949: 4-PLL, 9 Outputs
- Flexible Clock Driver
- Three User-Definable Control Inputs [S0/S1/S2] e.g., SSC Selection, Frequency Switching, Output Enable or Power Down
- Programmable SSC Modulation
- Enables 0-PPM Clock Generation
- Generates Common Clock Frequencies Used With Texas Instruments DaVinci ${ }^{\text {TM }}$, OMAPTM, DSPs
- Generates Highly Accurate Clocks for Video, Audio, USB, IEEE1394, RFID, Bluetooth ${ }^{\text {TM }}$, WLAN, Ethernet ${ }^{\text {TM }}$, and GPS
- In-System Programmability and EEPROM
- Serial Programmable Volatile Register
- Nonvolatile EEPROM to Store Customer Setting


These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## DESCRIPTION

The CDCE925 and CDCEL925 are modular PLL-based low-cost, high-performance, programmable clock synthesizers, multipliers, and dividers. They generate up to five output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz , using up to two independent configurable PLLs.
The CDCx925 has separate output supply pins, $\mathrm{V}_{\text {DDout }}$, which is 1.8 V for CDCEL925 and 2.5 V to 3.3 V for CDCE925.

The input accepts an external crystal or LVCMOS clock signal. In case of a crystal input, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 pF to 20 pF . Additionally, an on-chip VCXO is selectable which allows synchronization of the output frequency to an external control signal, that is, PWM signal.
The deep M/N divider ratio allows the generation of zero-ppm audio/video, networking (WLAN, BlueTooth, Ethernet, GPS) or interface (USB, IEEE1394, Memory Stick) clocks from a 27 MHz reference input frequency, for example.
All PLLs supports SSC (spread-spectrum clocking). SSC can be center-spread or down-spread clocking which is a common technique to reduce electro-magnetic interference (EMI).
Based on the PLL frequency and the divider settings, the internal loop filter components are automatically adjusted to achieve high stability and optimized jitter transfer characteristic of each PLL.
The device supports nonvolatile EEPROM programming for easy customization of the device in the application. It is preset to a factory default configuration and can be re-programmed to a different application configuration before it goes onto the PCB or re-programmed by in-system programming. All device settings are programmable through SDA/SCL bus, a 2 -wire serial interface.
Three, free programmable control inputs, $\mathrm{S} 0, \mathrm{~S} 1$, and S 2 , can be used to select different frequencies, or change SSC setting for lowering EMI, or other control features like outputs disable to low, outputs 3 -state, power down, PLL bypass, etc.).
The CDCx925 operates in a 1.8 V environment. It operates in a temperature range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
Terminal Functions for CDCE925, CDCEL925

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| Y1, Y2, ... Y5 | 7, 8, 10, 11, 13 | 0 | LVCMOS outputs |
| Xin/CLK | 1 | 1 | Crystal oscillator input or LVCMOS clock Input (selectable via SDA/SCL bus) |
| Xout | 16 | 0 | Crystal oscillator output (leave open or pullup when not used) |
| $\mathrm{V}_{\text {Crrl }}$ | 4 | I | VCXO control voltage (leave open or pullup when not used) |
| $\mathrm{V}_{\mathrm{DD}}$ | 3 | Power | 1.8-V power supply for the device |
| $V_{\text {DDOUT }}$ | 6, 9 | Power | CDCEL925: 1.8 -V supply for all outputs |
|  |  |  | CDCE925: $3.3-\mathrm{V}$ or $2.5-\mathrm{V}$ supply for all outputs |
| GND | 5,12 | Ground | Ground |
| S0 | 2 | 1 | User-programmable control input S0; LVCMOS inputs; internal pullup |
| SDA/S1 | 15 | I/O or I | SDA: bidirectional serial data input/output (default configuration), LVCMOS; internal pullup; or <br> S1: user-programmable control input; LVCMOS inputs; internal pullup |
| SCL/S2 | 14 | 1 | SCL: serial clock input (default configuration), LVCMOS; internal pullup or S2: user-programmable control input; LVCMOS inputs; internal pullup |

FUNCTIONAL BLOCK DIAGRAM for CDCE925, CDCEL925


## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$

| UNIT |  |  |  |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage range | VALUE | UNIT |
| $\mathrm{V}_{\mathrm{I}}$ | Input voltage range ${ }^{(2)}$ | -0.5 to 2.5 | V |
| $\mathrm{~V}_{\mathrm{O}}$ | Output voltage range ${ }^{(2)}$ | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{I}}$ | Input current $\left(\mathrm{V}_{1}<0, \mathrm{~V}_{\mathrm{I}}>\mathrm{V}_{\mathrm{DD}}\right)$ | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{O}}$ | Continuous output current | 20 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range | 50 | mA |
| $\mathrm{~T}_{\mathrm{J}}$ | Maximum junction temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

## PACKAGE THERMAL RESISTANCE for TSSOP (PW) PACKAGE ${ }^{(1)}$

over operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | AIRFLOW <br> $(\mathbf{I f m})$ | TSSOP16 <br> ${ }^{\circ} \mathbf{C / W}$ |
| :--- | :--- | :---: | :---: |
| $\mathrm{T}_{\text {JA }}$ | Thermal Resistance Junction to Ambient | 0 | 101 |
|  |  | 150 | 85 |
|  |  | 200 | 84 |
|  |  | 250 | 82 |
| $\mathrm{~T}_{\text {JC }}$ | Thermal Resistance Junction to Case | 500 | 74 |
| $\mathrm{~T}_{\text {JB }}$ | Thermal Resistance Junction to Board | - | 42 |
| $\mathrm{R}_{\text {ӨJT }}$ | Thermal Resistance Junction to Top | - | 64 |
| $\mathrm{R}_{\text {ӨJB }}$ | Thermal Resistance Junction to Bottom | - | 1.0 |

(1) The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board).

CDCEL925
SCAS847C-JULY 2007-REVISED DECEMBER 2007

## RECOMMENDED OPERATING CONDITIONS



## RECOMMENDED CRYSTAL/VCXO SPECIFICATIONS ${ }^{(1)}$

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {Xtal }}$ | Crystal input frequency range (fundamental mode) | 8 | 27 | 32 | MHz |
| ESR | Effective series resistance |  |  | 100 | $\Omega$ |
| $\mathrm{f}_{\mathrm{PR}}$ | Pulling range ( $0 \mathrm{~V} \leq \mathrm{V}_{\text {Ctrl }} \leq 1.8 \mathrm{~V}$ ) ${ }^{(2)}$ | $\pm 120$ | $\pm 150$ |  | ppm |
| $\mathrm{V}_{\text {Ctrl }}$ | Frequency control voltage | 0 |  | $V_{D D}$ | V |
| $\mathrm{C}_{0} / \mathrm{C}_{1}$ | Pullability ratio |  |  | 220 |  |
| $\mathrm{C}_{\mathrm{L}}$ | On-chip load capacitance at Xin and Xout | 0 |  | 20 | pF |

(1) For more information about VCXO configuration, and crystal recommendation, see application report (SCAA085).
(2) Pulling range depends on crystal-type, on-chip crystal load capacitance and PCB stray capacitance; pulling range of min $\pm 120 \mathrm{ppm}$ applies for crystal listed in the application report (SCAA085).

EEPROM SPECIFICATION

|  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EEcyc | Programming cycles of EEPROM | 100 | 1000 |  | cycles |
| EEret | Data retention | 10 |  |  | years |

www.ti.com

## TIMING REQUIREMENTS

over recommended ranges of supply voltage, load, and operating free-air temperature

| CLK_IN REQUIREMENTS |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| ${ }^{\text {f CLK }}$ | LVCMOS clock input frequency | PLL bypass mode | 0 |  | 160 | MHz |
|  |  | PLL mode | 8 |  | 160 |  |
| $\mathrm{tr}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}$ | Rise and fall time CLK signal (20\% to 80\%) |  |  |  | 3 | ns |
| duty CLK | Duty cycle CLK at $\mathrm{V}_{\mathrm{DD}} / 2$ |  | 40\% |  | 60\% |  |


|  | STANDARD <br> MODE | FAST <br> MODE | UNIT |
| :--- | :---: | :---: | :---: |
|  | MIN MAX | MIN $\quad$ MAX |  |

## SDA/SCL TIMING REQUIREMENTS (see Figure 12)

| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency | 0100 | 0400 | kHz |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {su(START) }}$ | START setup time (SCL high before SDA low) | 4.7 | 0.6 | $\mu \mathrm{s}$ |
| $\mathrm{th}_{\text {(START) }}$ | START hold time (SCL low after SDA low) | 4 | 0.6 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {w (SCLL }}$ | SCL low-pulse duration | 4.7 | 1.3 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{w} \text { (SCLH) }}$ | SCL high-pulse duration | 4 | 0.6 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {(SDA) }}$ | SDA hold time (SDA valid after SCL low) | $0 \quad 3.45$ | 00.9 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {su (SDA) }}$ | SDA setup time | 250 | 100 | ns |
| $\mathrm{tr}_{\mathrm{r}}$ | SCL/SDA input rise time | 1000 | 300 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | SCL/SDA input fall time | 300 | 300 | ns |
| $\mathrm{t}_{\text {su(STOP) }}$ | STOP setup time | 4 | 0.6 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {Bus }}$ | Bus free time between a STOP and START condition | 4.7 | 1.3 | $\mu \mathrm{s}$ |

CDCEL925
SCAS847C-JULY 2007-REVISED DECEMBER 2007
miticom

## DEVICE CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

(1) All typical values are at respective nominal $\mathrm{V}_{\mathrm{DD}}$.
(2) 10000 cycles.
(3) Jitter depends on configuration. Jitter data is for input frequency $=27 \mathrm{MHz}, \mathrm{f}_{\mathrm{Vco}}=135 \mathrm{MHz}$, fout $=27 \mathrm{MHz}$. fout $=3.072 \mathrm{MHz}$ or input frequency $=27 \mathrm{MHz}, \mathrm{f}_{\mathrm{VCO}}=108 \mathrm{MHz}, \mathrm{f}_{\mathrm{OUT}}=27 \mathrm{MHz} . \mathrm{f}_{\mathrm{OUT}}=16.384 \mathrm{MHz}, \mathrm{f}_{\mathrm{OUT}}=25 \mathrm{MHz}, \mathrm{f}_{\mathrm{OUT}}=74.25 \mathrm{MHz}, \mathrm{f}_{\mathrm{OUT}}=48 \mathrm{MHz}$
(4) The tsk(o) specification is only valid for equal loading of each bank of outputs, and the outputs are generated from the same divider, data sampled on rising edge (tr).
(5) odc depends on output rise- and fall time $\left(\mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}\right)$;

CDCE925
www.ti.com
DEVICE CHARACTERISTICS (continued)
over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP ${ }^{(1)}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tjit}_{\text {jicc }}$ | Cycle-to-cycle jitter ${ }^{(6)}$ (7) | 1 PLL switching, Y2-to-Y3 |  | 50 | 70 | ps |
|  |  | 2 PLL switching, Y2-to-Y5 |  | 90 | 130 |  |
| $\mathrm{t}_{\text {jit(per) }}$ | Peak-to-peak period jitter ${ }^{(7)}$ | 1 PLL switching, Y2-to-Y3 |  | 60 | 100 | ps |
|  |  | 2 PLL switching, Y2-to-Y5 |  | 100 | 160 |  |
| $\mathrm{t}_{\text {sk(0) }}$ | Output skew ${ }^{(8)}$ | $\mathrm{f}_{\text {Out }}=50 \mathrm{MHz}$; Y1-to-Y3 |  |  | 70 | ps |
|  |  | $\mathrm{f}_{\text {Out }}=50 \mathrm{MHz}$; Y2-to-Y5 |  |  | 150 |  |
| odc | Output duty cycle ${ }^{(9)}$ | $\mathrm{f}_{\mathrm{Vco}}=100 \mathrm{MHz}$; Pdiv $=1$ | 45\% |  | 55\% |  |
| CDCEL925 - LVCMOS PARAMETER for $\mathrm{V}_{\text {DDout }}=1.8 \mathrm{~V}$ - Mode |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | LVCMOS high-level output voltage | $\mathrm{V}_{\text {DDOUT }}=1.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.1 \mathrm{~mA}$ | 1.6 |  |  | V |
|  |  | $\mathrm{V}_{\text {DDOUT }}=1.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 1.4 |  |  |  |
|  |  | $\mathrm{V}_{\text {DDOUT }}=1.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | 1.1 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | LVCMOS low-level output voltage | $\mathrm{V}_{\text {DDOUT }}=1.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0.1 \mathrm{~mA}$ |  |  | 0.1 | V |
|  |  | $\mathrm{V}_{\text {DDOUT }}=1.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  |  | 0.3 |  |
|  |  | $\mathrm{V}_{\text {DDOUT }}=1.7 \mathrm{~V}, \mathrm{I}_{\text {OL }}=8 \mathrm{~mA}$ |  |  | 0.6 |  |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Propagation delay | All PLL bypass |  | 2.6 |  | ns |
| $\mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}$ | Rise and fall time | $\mathrm{V}_{\text {DDOUT }}=1.8 \mathrm{~V}$ (20\%-80\%) |  | 0.7 |  | ns |
| $\mathrm{t}_{\mathrm{jit}(\mathrm{cc})}$ | Cycle-to-cycle jitter ${ }^{(6)(7)}$ | 1 PLL switching, Y2-to-Y3 |  | 80 | 110 | ps |
|  |  | 2 PLL switching, Y2-to-Y5 |  | 130 | 200 |  |
| $\mathrm{t}_{\mathrm{jit} \text { (per) }}$ | Peak-to-peak period jitter ${ }^{(10)}$ | 1 PLL switching, Y2-to-Y3 |  | 100 | 130 | ps |
|  |  | 2 PLL switching, Y2-to-Y5 |  | 150 | 220 |  |
| $\mathrm{t}_{\text {sk(0) }}$ | Output skew ${ }^{(11)}$ | $\mathrm{f}_{\text {OUT }}=50 \mathrm{MHz}$; Y1-to-Y3 |  |  | 50 | ps |
|  |  | $\mathrm{f}_{\text {Out }}=50 \mathrm{MHz}$; Y2-to-Y5 |  |  | 110 |  |
| odc | Output duty cycle ${ }^{(12)}$ | $\mathrm{f}_{\mathrm{VCO}}=100 \mathrm{MHz}$; Pdiv $=1$ | 45\% |  | 55\% |  |
| SDA/SCL PARAMETER |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IK}}$ | SCL and SDA input clamp voltage | $V_{D D}=1.7 \mathrm{~V} ; \mathrm{l}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| $\mathrm{I}_{\mathrm{H}}$ | SCL and SDA input current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\mathrm{DD}}=1.9 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | SDA/SCL input high voltage ${ }^{(13)}$ |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | SDA/SCL input low voltage ${ }^{(13)}$ |  |  |  | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | SDA low-level output voltage | $\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA} \mathrm{~V} \mathrm{DD}=1.7 \mathrm{~V}$ |  |  | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{C}_{1}$ | SCL/SDA Input capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |  | 3 | 10 | pF |

(6) 10000 cycles.
(7) Jitter depends on configuration. Jitter data is for input frequency $=27 \mathrm{MHz}, \mathrm{f}_{\mathrm{VcO}}=135 \mathrm{MHz}, \mathrm{f}_{\mathrm{OUT}}=27 \mathrm{MHz}$. $\mathrm{f}_{\text {Out }}=3.072 \mathrm{MHz}$ or input frequency $=27 \mathrm{MHz}, f_{v c o}=108 \mathrm{MHz}$, fout $=27 \mathrm{MHz}$. fout $=16.384 \mathrm{MHz}$, fout $=25 \mathrm{MHz}$, fout $=74.25 \mathrm{MHz}$, fout $=48 \mathrm{MHz}$
(8) The tsk(0) specification is only valid for equal loading of each bank of outputs, and the outputs are generated from the same divider, data sampled on rising edge (tr).
(9) odc depends on output rise- and fall time ( $\mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{t}}$ );
(10) Jitter depends on configuration. Jitter data is for input frequency $=27 \mathrm{MHz}, f_{\mathrm{VCO}}=135 \mathrm{MHz}, \mathrm{f}_{\mathrm{OUT}}=27 \mathrm{MHz}$. $\mathrm{f}_{\text {OUT }}=3.072 \mathrm{MHz}$ or input frequency $=27 \mathrm{MHz}, \mathrm{f}_{\mathrm{VCO}}=108 \mathrm{MHz}$, fout $=27 \mathrm{MHz}$. $\mathrm{f}_{\text {OUT }}=16.384 \mathrm{MHz}$, fout $=25 \mathrm{MHz}$, fout $=74.25 \mathrm{MHz}$, fout $=48 \mathrm{MHz}$
(11) The tsk(o) specification is only valid for equal loading of each bank of outputs, and the outputs are generated from the same divider, data sampled on rising edge (tr).
(12) odc depends on output rise- and fall time ( $\mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}$ );
(13) SDA and SCL pins are 3.3 V tolerant.

PARAMETER MEASUREMENT INFORMATION


Figure 1. Test Load


Figure 2. Test Load for $50-\Omega$ Board Environment

## TYPICAL CHARACTERISTICS



Figure 3.

CDCE925 OUTPUT CURRENT
vs OUTPUT FREQUENCY


Figure 4.

CDCEL925 OUTPUT CURRENT
VS
OUTPUT FREQUENCY


Figure 5.

## APPLICATION INFORMATION

## CONTROL TERMINAL SETTING

The CDCE925/CDCEL925 has three user-definable control terminals (S0, S1, and S2) which allow external control of device settings. They can be programmed to any of the following setting:

- Spread spectrum clocking selection $\rightarrow$ spread type and spread amount selection
- Frequency selection $\rightarrow$ switching between any of two user-defined frequencies
- Output state selection $\rightarrow$ output configuration and power down control

The user can predefine up to eight different control settings. Table 1 and table 2 explain these settings.
Table 1. Control Terminal Definition

| External <br> Control Bits | PLL1 Setting |  |  | PLL2 Setting |  |  | Y1 Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Control <br> Function | PLL Frequency <br> Selection | SSC <br> Selection | Output Y2/Y3 <br> Selection | PLL Frequency <br> Selection | SSC <br> Selection | Output Y4/Y5 <br> Selection | Output Y1 and <br> Power-Down Selection |

Table 2. PLL Setting (Can Be Selected for Each PLL Individual) ${ }^{(1)}$

| SSC SELECTION (CENTER/DOWN) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SSCx [3-Bits] |  |  | Center | Down |
| 0 | 0 | 0 | 0\% (off) | 0\% (off) |
| 0 | 0 | 1 | $\pm 0.25 \%$ | -0.25\% |
| 0 | 1 | 0 | $\pm 0.5 \%$ | -0.5\% |
| 0 | 1 | 1 | $\pm 0.75 \%$ | -0.75\% |
| 1 | 0 | 0 | $\pm 1.0 \%$ | -1.0\% |
| 1 | 0 | 1 | $\pm 1.25 \%$ | -1.25\% |
| 1 | 1 | 0 | $\pm 1.5 \%$ | -1.5\% |
| 1 | 1 | 1 | $\pm 2.0 \%$ | -2.0\% |
| FREQUENCY SELECTION ${ }^{(2)}$ |  |  |  |  |
| FSx |  | FUNCTION |  |  |
| 0 |  | Frequency0 |  |  |
| 1 |  | Frequency1 |  |  |
| OUTPUT SELECTION ${ }^{(3)}$ (Y2 ... Y5) |  |  |  |  |
| YxYx |  | FUNCTION |  |  |
| 0 |  | State0 |  |  |
| 1 |  | State1 |  |  |

(1) Center/Down-Spread, Frequency0/1 and State0/1 are user-definable in PLLx Configuration Register;
(2) Frequency 0 and Frequency 1 can be any frequency within the specified $f_{V c o}$ range.
(3) State $0 / 1$ selection is valid for both outputs of the corresponding PLL module and can be power down, 3 -state, low or active

Table 3. Y1 Setting ${ }^{(1)}$

| Y1 SELECTION |  |
| :---: | :---: |
| Y1 | FUNCTION |
| 0 | State 0 |
| 1 | State 1 |

(1) State0 and State1 are user definable in Generic Configuration Register and can be power down, 3-state, low, or active.

SDA/S1 and SCL/S2 pins of the CDCE925/CDCEL925 are dual-function pins. In default configuration, they are predefined as SDA/SCL serial programming interface. They can be programmed to control pins (S1/S2) by setting the relevant bits in the EEPROM. Note that the changes of the bits in the Control Register (bit [6] of byte $02 h$ ) have no effect until they are written into the EEPROM.
Once they are set as control pins, the serial programming interface is no longer available. However, if $\mathrm{V}_{\text {DDOUT }}$ is forced to GND, the two control pins, S1 and S2, temporally act as serial programming pins (SDA/SCL).
SO is not a multi use pin; it is a control pin only.

## DEFAULT DEVICE SETTING

The internal EEPROM of CDCE925/CDCEL925 is preconfigured as shown in Figure 6 The input frequency is passed through the output as a default. This allows the device to operate in default mode without the extra production step of programming it. The default setting appears after power is supplied or after power-down/up sequence until it is reprogrammed by the user to a different application configuration. A new register setting is programmed via the serial SDA/SCL interface.


Figure 6. Preconfiguration of CDCE925/CDCEL925 Internal EEPROM
A different default setting can be programmed on customer request. Contact Texas Instruments sales or marketing representative for more information.
Table 4 shows the factory default setting for the Control Terminal Register (external control pins). Note that even though eight different register settings are possible, in default configuration, only the first two settings ( 0 and 1 ) can be selected with S 0 , as S 1 and S 2 are configured as programming pins in default mode.

Table 4. Factory Default Setting for Control Terminal Register ${ }^{(1)}$

| External Control Pins |  |  | Y1 | PLL1 Settings |  |  | PLL2 Settings |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Output Selection | Frequency Selection | SSC Selection | Output Selection | Frequency Selection | SSC Selection | Output Selection |
| S2 | S1 | So | Y1 | FS1 | SSC1 | Y2Y3 | FS2 | SSC2 | Y4Y5 |
| SCL (I2C) | SDA (I2C) | 0 | 3-state | $\mathrm{f}_{\mathrm{VCO1}}{ }^{0}$ | off | 3-state | fvCO2_0 | off | 3-state |
| SCL (I2C) | SDA (I2C) | 1 | enabled | $\mathrm{f}_{\mathrm{VCO1}} \mathrm{o}$ | off | enabled | fvCO2_0 | off | enabled |

[^0]
## SDA/SCL SERIAL INTERFACE

This section describes the SDA/SCL interface of the CDCE925/CDCEL925 device. The CDCE925/CDCEL925 operates as a slave device of the 2 -wire serial SDA/SCL bus, compatible with the popular SMBus or $1^{2} \mathrm{C}$ specification. It operates in the standard-mode transfer (up to $100 \mathrm{kbit} / \mathrm{s}$ ) and fast-mode transfer (up to $400 \mathrm{kbit} / \mathrm{s}$ ) and supports 7 -bit addressing.

The SDA/S1 and SCL/S2 pins of the CDCE925/CDCEL925 are dual-function pins. In the default configuration they are used as SDA/SCL serial programming interface. They can be reprogrammed as general-purpose control pins, S 1 and S 2 , by changing the corresponding EEPROM setting, byte 02h, bit [6].

## DATA PROTOCOL

The device supports Byte Write and Byte Read and Block Write and Block Read operations.
For Byte Write/Read operations, the system controller can individually access addressed bytes.
For Block Write/Read operations, the bytes are accessed in sequential order from lowest to highest byte (with most-significant bit first) with the ability to stop after any complete byte has been transferred. The numbers of bytes read out are defined by byte count in the Generic Configuration Register. At Block Read instruction all bytes defined in the byte count has to be read out to correctly finish the read cycle.
Once a byte has been sent, it is written into the internal register and is effective immediately. This applies to each transferred byte regardless of whether this is a Byte Write or a Block Write sequence.
If the EEPROM Write Cycle is initiated, the internal SDA registers are written into the EEPROM. During this Write Cycle, data is not accepted at the SDA/SCL bus until the write cycle is completed. However, data can be read out during the programming sequence (Byte Read or Block Read). The programming status can be monitored by EEPIP, byte 01h-bit 6.
The offset of the indexed byte is encoded in the command code, as described in table 5.
Table 5. Slave Receiver Address (7 Bits)

| DEVICE | A6 | A5 | A4 | $\mathbf{A 3}$ | $\mathbf{A 2}$ | $\mathbf{A 1}^{(1)}$ | $\mathbf{A 0}^{(1)}$ | $\mathbf{R} / \overline{\mathbf{W}}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CDCE913/CDCEL913 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | $1 / 0$ |
| CDCE925/CDCEL925 | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1} / \mathbf{0}$ |
| CDCE937/CDCEL937 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | $1 / 0$ |
| CDCE949/CDCEL949 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | $1 / 0$ |

[^1]CDCE925
www.ti.com
COMMAND CODE DEFINITION
Table 6. Command Code Definition

| BIT |  |
| :---: | :--- |
| 7 | $0=$ Block Read or Block Write operation <br> $1=$ Byte Read or Byte Write operation |
| $(6: 0)$ | Byte Offset for Byte Read, Block Read, Byte Write and Block Write operation. |

## Generic Programming Sequence



Figure 7. Generic Programming Sequence

## Byte Write Programming Sequence

| 1 | 7 | 1 | 1 | 8 | 1 | 8 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Slave Address | Wr | A | CommandCode | A | Data Byte | A | P |

Figure 8. Byte Write Protocol

## Byte Read Programming Sequence

| 1 | 7 | 1 | 1 | 1 | 1 | 7 | 1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Slave Address | Wr | A | CommandCode | A | S | Slave Address | Rd | A |


| 8 | 1 | 1 |
| :---: | :---: | :---: |
| Data Byte | A | P |

Figure 9. Byte Read Protocol

## Block Write Programming Sequence ${ }^{[1]}$

| 1 | 7 | 1 | 8 | 1 | 8 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Slave Address | Wr | A | CommandCode | A | Byte Count $=\mathrm{N}$ | A |


| 8 | 1 | 8 | 1 |  | 8 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data Byte 0 | A | Data Byte 1 | A |  | Data Byte N-1 | A | P |

(1) Data byte 0 bits [7:0] is reserved for Revision Code and Vendor Identification. Also, it is used for internal test purpose and should not be overwritten.

Figure 10. Block Write Protocol

## Block Read Programming Sequence

| 1 | 7 | 1 | 1 | 8 |  | 1 | 1 | 7 | $1 \quad 1$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Slave Address | Wr | A | Comman |  | A | Sr | Slave Address | Rd | A |
|  | 8 | 1 |  | 8 | 1 |  |  | 8 | 1 | 1 |
|  | Byte Count N | A |  | Data Byte 0 | A |  |  | Data Byte N-1 | A | P |

Figure 11. Block Read Protocol
Timing Diagram for the SDA/SCL Serial Control Interface


Figure 12. Timing Diagram for SDA/SCL Serial Control Interface

## SDA/SCL HARDWARE INTERFACE

Figure 13 shows how the CDCE925/CDCEL925 clock synthesizer is connected to the SDA/SCL serial interface bus. Multiple devices can be connected to the bus but the speed may need to be reduced ( 400 kHz is the maximum) if many devices are connected.
Note that the pullup resistors ( $\mathrm{R}_{\mathrm{P}}$ ) depends on the supply voltage, bus capacitance, and number of connected devices. The recommended pullup value is $4.7 \mathrm{k} \Omega$. It must meet the minimum sink current of 3 mA at $\mathrm{V}_{\text {OLmax }}=$ 0.4 V for the output stages (for more details see SMBus or $\mathrm{I}^{2} \mathrm{C}$ Bus specification).


Figure 13. SDA / SCL Hardware Interface

CDCE925
www.ti.com

## SDA/SCL CONFIGURATION REGISTERS

The clock input, control pins, PLLs, and output stages are user configurable. The following tables and explanations describe the programmable functions of the CDCE925/CDCEL925. All settings can be manually written into the device via the SDA/SCL bus or easily programmed by using the TI Pro-Clock ${ }^{\text {TM }}$ software. TI Pro-Clock ${ }^{\text {TM }}$ software allows the user to quickly make all settings and automatically calculates the values for optimized performance at lowest jitter.

Table 7. SDA/SCL Registers

| Address Offset | Register Description | Table |
| :---: | :---: | :---: |
| 00 h | Generic Configuration Register | Table 9 |
| 10 h | PLL1 Configuration Register | Fable 10 |
| 20 h | PLL2 Configuration Register | Fable 11 |

The grey-highlighted bits, described in the Configuration Registers tables in the following pages, belong to the Control Terminal Register. The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2. Table 8 explains the corresponding bit assignment between the Control Terminal Register and the Configuration Registers.

Table 8. Configuration Register, External Control Terminals

|  |  |  |  | Y1 |  | L1 Setting |  |  | L2 Setting |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Exte | Con | Pins | Output Selection | Frequency Selection | SSC Selection | Output Selection | Frequency Selection | SSC Selection | Output Selection |
|  | S2 | S1 | S0 | Y1 | FS1 | SSC1 | Y2Y3 | FS2 | SSC2 | Y4Y5 |
| 0 | 0 | 0 | 0 | Y1_0 | FS1_0 | SSC1_0 | Y2Y3_0 | FS2_0 | SSC2_0 | Y4Y5_0 |
| 1 | 0 | 0 | 1 | Y1_1 | FS1_1 | SSC1_1 | Y2Y3_1 | FS2_1 | SSC2_1 | Y4Y5_1 |
| 2 | 0 | 1 | 0 | Y1_2 | FS1_2 | SSC1_2 | Y2Y3_2 | FS2_2 | SSC2_2 | Y4Y5_2 |
| 3 | 0 | 1 | 1 | Y1_3 | FS1_3 | SSC1_3 | Y2Y3_3 | FS2_3 | SSC2_3 | Y4Y5_3 |
| 4 | 1 | 0 | 0 | Y1_4 | FS1_4 | SSC1_4 | Y2Y3_4 | FS2_4 | SSC2_4 | Y4Y5_4 |
| 5 | 1 | 0 | 1 | Y1_5 | FS1_5 | SSC1_5 | Y2Y3_5 | FS2_5 | SSC2_5 | Y4Y5_5 |
| 6 | 1 | 1 | 0 | Y1_6 | FS1_6 | SSC1_6 | Y2Y3_6 | FS2_6 | SSC2_6 | Y4Y5_6 |
| 7 | 1 | 1 | 1 | Y1_7 | FS1_7 | SSC1_7 | Y2Y3_7 | FS2_7 | SSC2_7 | Y4Y5_7 |
| Address Offset ${ }^{(1)}$ |  |  |  | 04h | 13h | 10h-12h | 15h | 23h | 20h-22h | 25h |

(1) Address Offset refers to the byte address in the Configuration Register in Table 9, Table 10, and Table 11.

Table 9. Generic Configuration Register

| Offset ${ }^{(1)}$ | $\mathrm{Bit}^{(2)}$ | Acronym | Default ${ }^{(3)}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| 00h | 7 | E_EL | Xb | Device identification (read-only): 1 is CDCE925 (3.3 V out), 0 is CDCEL925 (1.8 V out) |
|  | 6:4 | RID | Xb | Revision Identification Number (read only) |
|  | 3:0 | VID | 1h | Vendor Identification Number (read only) |
| 01h | 7 | - | Ob | Reserved - always write 0 |
|  | 6 | EEPIP | 0b | EEPROM Programming Status4: ${ }^{(4)}$ (read only) $\quad 0$ - EEPROM programming is completed  <br>  1 - EEPROM is in programming mode |
|  | 5 | EELOCK | Ob | Permanently Lock EEPROM Data ${ }^{(5)}$ 0 - EEPROM is not locked <br>  $1-$ EEPROM will be permanently locked |
|  | 4 | PWDN | Ob | Device Power Down (overwrites S0/S1/S2 setting; configuration register settings are unchanged) Note: PWDN cannot be set to 1 in the EEPROM. <br> 0 - device active (all PLLs and all outputs are enabled) <br> 1 - device power down (all PLLs in power down and all outputs in 3-state) |
|  | 3:2 | INCLK | 00b | Input clock selection: 00 - Xtal 01 - VCXO 10 - LVCMOS 11 - reserved |
|  | 1:0 | SLAVE_ADR | 00b | Address Bits A0 and A1 of the Slave Receiver Address |
| 02h | 7 | M1 | 1b | Clock source selection for output Y1: 0 - input clock 1 - PLL1 clock |
|  | 6 | SPICON | Ob | Operation mode selection for pin 14/15 ${ }^{(6)}$ <br> 0 - serial programming interface SDA (pin 15) and SCL (pin 14) <br> 1 - control pins S1 (pin 15) and S2 (pin 14) |
|  | 5:4 | Y1_ST1 | 11b | Y1-State0/1 Definition |
|  | 3:2 | Y1_ST0 | 01b | 00 - device power down (all PLLs in power down and all <br> $10-\mathrm{Y} 1$ disabled to low outputs in 3-State) <br> 11 - Y1 enabled <br> 01 - Y1 disabled to 3-state |
|  | 1:0 | Pdiv1 [9:8] | 001h | 10-Bit Y1-Output-Divider Pdiv1: 0 - divider reset and stand-by |
| 03h | 7:0 | Pdiv1 [7:0] | O01 |  |
| 04h | 7 | Y1_7 | Ob | Y1_ST0/Y1_ST1 State Selection ${ }^{(7)}$ <br> 0 - State0 (predefined by Y1_ST0) <br> 1 - State1 (predefined by Y1_ST1) |
|  | 6 | Y1_6 | Ob |  |
|  | 5 | Y1_6 | Ob |  |
|  | 4 | Y1_6 | Ob |  |
|  | 3 | Y1_6 | Ob |  |
|  | 2 | Y1_6 | 0b |  |
|  | 1 | Y1_6 | Ob |  |
|  | 0 | Y1_6 | Ob |  |
| 05h | 7:3 | XCSEL | OAh |  |
|  | 2:0 |  | Ob | Reserved - do not write other than 0 |
| 06h | 7:1 | BCOUNT | 30h | 7-Bit Byte Count (defines the number of bytes which will be sent from this device at the next Block Read transfer); all bytes have to be read out to correctly finish the read cycle.) |
|  | 0 | EEWRITE | Ob | Initiate EEPROM Write Cycle $^{(9)}$ $0-$ no EEPROM write cycle <br> $1-$ start EEPROM write cycle (internal register are saved to the EEPROM)  |

(1) Writing data beyond ' 30 h ' may affect device function.
(2) All data transferred with the MSB first.
(3) Unless customer-specific setting.
(4) During EEPROM programming, no data is allowed to be sent to the device via the SDA/SCL bus until the programming sequence is completed. Data, however, can be read out during the programming sequence (Byte Read or Block Read).
(5) If this bit is set to high in the EEPROM, the actual data in the EEPROM is permanently locked. No further programming is possible. Data, however can still be written via SDA/SCL bus to the internal register to change device function on the fly. But new data can no longer be saved to the EEPROM. EELOCK is effective only, if written into the EEPROM.
(6) Selection of "control pins" is effective only if written into the EEPROM. Once written into the EEPROM, the serial programming pins are no longer available. However, if $\mathrm{V}_{\text {DDOUT }}$ is forced to GND , the two control pins, S 1 and S 2 , temporally act as serial programming pins (SDA/SCL), and the two slave receiver address bits are reset to $\mathrm{A} 0=$ " 0 " and $\mathrm{A} 1=$ " 0 ".
(7) These are the bits of the Control Terminal Register. The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2.
(8) The internal load capacitor (C1, C2) has to be used to achieve the best clock performance. External capacitors should be used only to finely adjust CL by a few picofarads. The value of CL can be programmed with a resolution of 1 pF for a crystal load range of 0 pF to 20 pF . For CL $>20 \mathrm{pF}$, use additional external capacitors. Also, the value of the device input capacitance has to be considered which always adds $1.5 \mathrm{pF}(6 \mathrm{pF} / / 2 \mathrm{pF})$ to the selected CL. For more information about VCXO configuration and crystal recommendation, see application report SCAA085.
(9) Note: The EEPROM WRITE bit must be sent last. This ensures that the content of all internal registers are stored in the EEPROM. The EEWRITE cycle is initiated with the rising edge of the EEWRITE bit. A static level high does not trigger an EEPROM WRITE cycle. The EEWRITE bit has to be reset to low after the programming is completed. The programming status can be monitored by reading out EEPIP. If EELOCK is set to high, no EEPROM programming is possible.

CDCE925
www.ti.com

Table 9. Generic Configuration Register (continued)

| Offset $^{(1)}$ | Bit $^{(2)}$ | Acronym $^{\text {Default }}{ }^{(3)}$ |  |  |
| :---: | :---: | :---: | :---: | :--- |
| 07h-0Fh |  | - | Oh | Reserved - do not write other than 0 |

Table 10. PLL1 Configuration Register

| OFFSET ${ }^{(1)}$ | $\mathrm{Bit}^{(2)}$ | Acronym | Default ${ }^{(3)}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| 10h | 7:5 | SSC1_7 [2:0] | 000b | SSC1: PLL1 SSC Selection (Modulation Amount) ${ }^{(4)}$ |
|  | 4:2 | SSC1_6 [2:0] | 000b | Down Center <br> 000 (off) 000 (off) <br> $001-0.25 \%$ $001 \pm 0.25 \%$ <br> $010-0.5 \%$ $010 \pm 0.5 \%$ <br> $011-0.75 \%$ $011 \pm 0.75 \%$ <br> $100-1.0 \%$ $100 \pm 1.0 \%$ <br> $101-1.25 \%$ $101 \pm 1.25 \%$ <br> $110-1.5 \%$ $110 \pm 1.5 \%$ <br> $111-2.0 \%$ $111 \pm 2.0 \%$ |
|  | 1:0 | SSC1_5 [2:1] | 000b |  |
| 11h | 7 | SSC1_5 [0] |  |  |
|  | 6:4 | SSC1_4 [2:0] | 000b |  |
|  | 3:1 | SSC1_3 [2:0] | 000b |  |
|  | 0 | SSC1_2 [2] | 000b |  |
| 12h | 7:6 | SSC1_2 [1:0] |  |  |
|  | 5:3 | SSC1_1 [2:0] | 000b |  |
|  | 2:0 | SSC1_0 [2:0] | 000b |  |
| 13h | 7 | FS1_7 | Ob | FS1_x: PLL1 Frequency Selection ${ }^{(4)}$ <br> 0 - $\mathrm{f}_{\text {vco1_0 }}$ (predefined by PLL1_0 - Multiplier/Divider value) <br> 1 - $\mathrm{f}_{\mathrm{VCO} 1 \_1}$ (predefined by PLL1_1 - Multiplier/Divider value) |
|  | 6 | FS1_6 | Ob |  |
|  | 5 | FS1_5 | Ob |  |
|  | 4 | FS1_4 | Ob |  |
|  | 3 | FS1_3 | Ob |  |
|  | 2 | FS1_2 | Ob |  |
|  | 1 | FS1_1 | Ob |  |
|  | 0 | FS1_0 | Ob |  |
| 14h | 7 | MUX1 | 1b | PLL1 Multiplexer: $0-$ PLL1 <br> $1-$ PLL1 Bypass (PLL1 is in power down) |
|  | 6 | M2 | 1b | Output Y2 Multiplexer: $\begin{aligned} & \text { 0-Pdiv1 } \\ & 1 \text { - Pdiv2 }\end{aligned}$ |
|  | 5:4 | M3 | 10b | Output Y3 Multiplexer: 00 - Pdiv1-Divider <br>  01 - Pdiv2-Divider <br>  10 - Pdiv3-Divider <br>  11 - reserved |
|  | 3:2 | Y2Y3_ST1 | 11b | Y2, Y3-State0/1definition: $00-\mathrm{Y} 2 / \mathrm{Y} 3$ disabled to 3-State (PLL1 is in power down) <br>  $01-\mathrm{Y} 2 / \mathrm{Y} 3$ disabled to 3-State (PLL1 on) <br>  $10-\mathrm{Y} 2 / \mathrm{Y} 3$ disabled to low (PLL1 on) <br>  $11-\mathrm{Y} 2 / \mathrm{Y} 3$ enabled (normal operation, PLL1 on) |
|  | 1:0 | Y2Y3_ST0 | 01b |  |
| 15h | 7 | Y2Y3_7 | Ob | Y2Y3_x Output State Selection ${ }^{(4)}$ <br> 0 - state0 (predefined by Y2Y3_ST0) <br> 1 - state1 (predefined by Y2Y3_ST1) |
|  | 6 | Y2Y3_6 | Ob |  |
|  | 5 | Y2Y3_5 | Ob |  |
|  | 4 | Y2Y3_4 | Ob |  |
|  | 3 | Y2Y3_3 | Ob |  |
|  | 2 | Y2Y3_2 | 0b |  |
|  | 1 | Y2Y3_1 | 1b |  |
|  | 0 | Y2Y3_0 | Ob |  |
| 16h | 7 | SSC1DC | 0b | PLL1 SSC down/center selection: $\begin{aligned} & \text { 0-down } \\ & 1-\text { center }\end{aligned}$ |
|  | 6:0 | Pdiv2 | 01h | 7-Bit Y2-Output-Divider Pdiv2: 0 - reset and stand-by <br>  1-to-127 - divider value |
| 17h | 7 | - | Ob | Reserved - do not write others than 0 |
|  | 6:0 | Pdiv3 | 01h | $\begin{array}{ll}\text { 7-Bit Y3-Output-Divider Pdiv3: } & \begin{array}{l}0-\text { reset and stand-by } \\ \text { 1-to-127 - divider value }\end{array}\end{array}$ |

(1) Writing data beyond 30h may adversely affect device function.
(2) All data is transferred MSB-first.
(3) Unless a custom setting is used
(4) The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.

Table 10. PLL1 Configuration Register (continued)

| OFFSET ${ }^{(1)}$ | $\mathrm{Bit}^{(2)}$ | Acronym | Default ${ }^{(3)}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| 18h | 7:0 | PLL1_0N [11:4 | 004h | PLL1_0: 30-Bit Multiplier/Divider value for frequency $f_{\text {Vco1_0 }}$ (for more information, see paragraph PLL Multiplier/Divider Definition). |
| 19h | 7:4 | PLL1_0N [3:0] |  |  |
|  | 3:0 | PLL1_0R [8:5] | 000h |  |
| 1Ah | 7:3 | PLL1_0R[4:0] |  |  |
|  | 2:0 | PLL1_0Q [5:3] | 10h |  |
| 1Bh | 7:5 | PLL1_0Q [2:0] |  |  |
|  | 4:2 | PLL1_0P [2:0] | 010b |  |
|  | 1:0 | VCO1_0_RANGE | 00b |  |
| 1Ch | 7:0 | PLL1_1N [11:4] | 004h | PLL1_1: 30-Bit Multiplier/Divider value for frequency $f_{\text {Vco1_1 }}$ (for more information see paragraph PLL Multiplier/Divider Definition) |
| 1Dh | 7:4 | PLL1_1N [3:0] |  |  |
|  | 3:0 | PLL1_1R [8:5] | 000h |  |
| 1Eh | 7:3 | PLL1_1R[4:0] |  |  |
|  | 2:0 | PLL1_1Q [5:3] | 10h |  |
| 1Fh | 7:5 | PLL1_1Q [2:0] |  |  |
|  | 4:2 | PLL1_1P [2:0] | 010b |  |
|  | 1:0 | VCO1_1_RANGE | 00b | $\mathrm{f}_{\text {VCO1_1 }}$ range selection: $00-\mathrm{f}_{\mathrm{VCO1}} 1<125 \mathrm{MHz}$ <br>  $01-125 \mathrm{MHz} \leq f_{\mathrm{VCO1}} 1<150 \mathrm{MHz}$ <br>  $10-150 \mathrm{MHz} \leq \mathrm{f}_{\mathrm{Vco1}} 1<175 \mathrm{MHz}$ <br>  $11-\mathrm{f}_{\mathrm{VCO1} 1} \geq 175 \mathrm{MHz}$ |

CDCE925

Table 11. PLL2 Configuration Register

| OFFSET ${ }^{(1)}$ | $\mathrm{Bit}^{(2)}$ | Acronym | Default ${ }^{(3)}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| 20h | 7:5 | SSC2_7 [2:0] | 000b | SSC2: PLL2 SSC Selection (Modulation Amount) ${ }^{(4)}$ |
|  | 4:2 | SSC2_6 [2:0] | 000b | Down Center |
|  | 1:0 | SSC2_5 [2:1] | 000b | 000 (off) 000 (off) <br> $001-0.25 \%$ $001 \pm 0.25 \%$ |
| 21h | 7 | SSC2_5 [0] |  | $010-0.5 \%$ $010 \pm 0.5 \%$ |
|  | 6:4 | SSC2_4 [2:0] | 000b | $011-0.75 \%$ $011 \pm 0.75 \%$ <br> $100-1.0 \%$ $100 \pm 1.0 \%$ |
|  | 3:1 | SSC2_3 [2:0] | 000b | $101-1.25 \%$ $101 \pm 1.25 \%$ |
|  | 0 | SSC2_2 [2] | 000b | $110-1.5 \%$ $110 \pm 1.5 \%$ <br> $111-2.0 \%$ $111 \pm 2.0 \%$ |
| 22h | 7:6 | SSC2_2 [1:0] |  |  |
|  | 5:3 | SSC2_1 [2:0] | 000b |  |
|  | 2:0 | SSC2_0 [2:0] | 000b |  |
| 23h | 7 | FS2_7 | Ob | FS2_x: PLL2 Frequency Selection ${ }^{(4)}$ <br> 0 - $\mathrm{f}_{\mathrm{VCO}}$ _ 0 (predefined by PLL2_0 - Multiplier/Divider value) <br> 1 - $f_{\mathrm{VCO}}^{\mathrm{VO}} 1 \mathrm{1}$ (predefined by PLL2_1 - Multiplier/Divider value) |
|  | 6 | FS2_6 | Ob |  |
|  | 5 | FS2_5 | Ob |  |
|  | 4 | FS2_4 | Ob |  |
|  | 3 | FS2_3 | Ob |  |
|  | 2 | FS2_2 | Ob |  |
|  | 1 | FS2_1 | Ob |  |
|  | 0 | FS2_0 | Ob |  |
| 24h | 7 | MUX2 | 1b | $\begin{array}{ll}\text { PLL2 Multiplexer: } & 0-\text { PLL2 } \\ & 1 \text {-PLL2 Bypass (PLL2 is in power down) }\end{array}$ |
|  | 6 | M4 | 1b | Output Y4 Multiplexer: $\begin{aligned} & 0-\mathrm{Pdiv} 2 \\ & 1 \text { - Pdiv4 }\end{aligned}$ |
|  | 5:4 | M5 | 10b | Output Y5 Multiplexer: 00 - Pdiv2-Divider <br>  01 - Pdiv4-Divider <br>  10 - Pdiv5-Divider <br>  11 - reserved |
|  | 3:2 | Y4Y5_ST1 | 11b | Y4, $00-\mathrm{Y} 4 / \mathrm{Y} 5$ disabled to $3-$ State (PLL2 is in power down) <br> Y5-State0/1definition: $01-\mathrm{Y} 4 / \mathrm{Y} 5$ disabled to 3-State (PLL2 on) <br> $10-\mathrm{Y} 4 / \mathrm{Y} 5$ disabled to low (PLL2 on) <br>  <br>  <br> $11-\mathrm{Y} 4 / \mathrm{Y} 5$ enabled (normal operation, PLL2 on) |
|  | 1:0 | Y4Y5_ST0 | 01b |  |
| 25h | 7 | Y4Y5_7 | Ob | Y4Y5_x Output State Selection ${ }^{(4)}$ <br> 0 - state0 (predefined by Y4Y5_ST0) <br> 1 - state1 (predefined by Y4Y5_ST1) |
|  | 6 | Y4Y5_6 | Ob |  |
|  | 5 | Y4Y5_5 | 0b |  |
|  | 4 | Y4Y5_4 | Ob |  |
|  | 3 | Y4Y5_3 | Ob |  |
|  | 2 | Y4Y5_2 | Ob |  |
|  | 1 | Y4Y5_1 | 1b |  |
|  | 0 | Y4Y5_0 | Ob |  |
| 26h | 7 | SSC2DC | 0b | PLL2 SSC down/center selection: $\begin{array}{ll}0-\text { down } \\ 1-\text { center }\end{array}$ |
|  | 6:0 | Pdiv4 | 01h | 7-Bit Y4-Output-Divider Pdiv4: $\quad \begin{aligned} & \text { 0-reset and stand-by } \\ & \\ & \text { 1-to-127 - divider value }\end{aligned}$ |
| 27h | 7 | - | 0b | Reserved - do not write others than 0 |
|  | 6:0 | Pdiv5 | 01h | 7-Bit Y5-Output-Divider Pdiv5: $\begin{array}{ll}\text { 0-reset and stand-by } \\ & \text { 1-to-127-divider value }\end{array}$ |

(1) Writing data beyond 30h may adversely affect device function.
(2) All data is transferred MSB-first.
(3) Unless a custom setting is used
(4) The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.

Table 11. PLL2 Configuration Register (continued)

| OFFSET ${ }^{(1)}$ | $\mathrm{Bit}^{(2)}$ | Acronym | Default ${ }^{(3)}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| 28h | 7:0 | PLL2_ON [11:4 | 004h | PLL2_0: 30-Bit Multiplier/Divider value for frequency $f_{\text {VCO2_0 }}$ (for more information see paragraph PLL Multiplier/Divider Definition) |
| 29h | 7:4 | PLL2_0N [3:0] |  |  |
|  | 3:0 | PLL2_0R [8:5] | 000h |  |
| 2Ah | 7:3 | PLL2_0R[4:0] |  |  |
|  | 2:0 | PLL2_0Q [5:3] | 10h |  |
| 2Bh | 7:5 | PLL2_0Q [2:0] |  |  |
|  | 4:2 | PLL2_0P [2:0] | 010b |  |
|  | 1:0 | VCO2_0_RANGE | 00b |  |
| 2Ch | 7:0 | PLL2_1N [11:4] | 004h | PLL2_1: 30-Bit Multiplier/Divider value for frequency $f_{\text {vco2_1 }}$ (for more information see paragraph PLL Multiplier/Divider Definition) |
| 2Dh | 7:4 | PLL2_1N [3:0] |  |  |
|  | 3:0 | PLL2_1R [8:5] | 000h |  |
| 2Eh | 7:3 | PLL2_1R[4:0] |  |  |
|  | 2:0 | PLL2_1Q [5:3] | 10h |  |
| 2Fh | 7:5 | PLL2_1Q [2:0] |  |  |
|  | 4:2 | PLL2_1P [2:0] | 010b |  |
|  | 1:0 | VCO2_1_RANGE | 00b |  |

## PLL Multiplier/Divider Definition

At a given input frequency $\left(f_{\mathbb{N}}\right)$, the output frequency ( $f_{\text {OUT }}$ ) of the CDCE925/CDCEL925 can be calculated:

$$
\begin{equation*}
f_{\text {OUT }}=\frac{f_{\text {IN }}}{\text { Pdiv }} \times \frac{\mathrm{N}}{\mathrm{M}} \tag{1}
\end{equation*}
$$

where
M (1 to 511 ) and N (1 to 4095) are the multiplier/divide values of the PLL; Pdiv (1 to 127) is the output divider.

The target VCO frequency ( $f_{\mathrm{vco}}$ ) of each PLL can be calculated:

$$
\begin{equation*}
f_{\mathrm{VCO}}=f_{\mathrm{IN}} \times \frac{\mathrm{N}}{\mathrm{M}} \tag{2}
\end{equation*}
$$

The PLL internally operates as fractional divider and needs the following multiplier/divider settings:

$$
N P=4-\text { int }\left(\log _{2} \frac{N}{M}\right)[\text { if } P<0 \text { then } P=0] Q=\operatorname{int}\left(\frac{N^{\prime}}{M}\right)_{R=N^{\prime}-M \times Q}
$$

where

$$
\mathrm{N}^{\prime}=\mathrm{N} \times 2^{\mathrm{P}} \mathrm{~N} \geq \mathrm{M} 100 \mathrm{MHz}<f_{\mathrm{VcO}}>200 \mathrm{MHz}
$$

## Example:

$$
\begin{aligned}
& \text { for } f_{I N}=27 \mathrm{MHz} ; \mathrm{M}=1 ; \mathrm{N}=4 \text {; Pdiv = 2; } \quad \text { for } f_{I N}=27 \mathrm{MHz} ; \mathrm{M}=2 ; \mathrm{N}=11 \text {; Pdiv = } 2 \text {; } \\
& \rightarrow \mathrm{f}_{\text {OUT }}=54 \mathrm{MHz} \\
& \rightarrow \mathrm{f}_{\text {OUT }}=74.25 \mathrm{MHz} \\
& \rightarrow \mathrm{f}_{\mathrm{VCO}}=108 \mathrm{MHz} \\
& \rightarrow \mathrm{f}_{\mathrm{vco}}=148.50 \mathrm{MHz} \\
& \rightarrow \mathrm{P}=4-\operatorname{int}\left(\log _{2} 4\right)=4-2=2 \\
& \rightarrow \mathrm{P}=4-\operatorname{int}\left(\log _{2} 5.5\right)=4-2=2 \\
& \rightarrow N^{\prime \prime}=4 \times 2^{2}=16 \\
& \rightarrow N^{\prime \prime}=11 \times 2^{2}=44 \\
& \rightarrow Q=\operatorname{int}(16)=16 \\
& \rightarrow Q=\operatorname{int}(22)=22 \\
& \rightarrow R=16-16=0 \\
& \rightarrow R=44-44=0
\end{aligned}
$$

The values for $P, Q, R$, and $N^{\prime}$ is automatically calculated when using TI Pro-Clock ${ }^{\top M}$ software.

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package <br> Type | Package <br> Drawing | Pins Package <br> Qty | Eco Plan ${ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CDCE925PW | ACTIVE | TSSOP | PW | 16 | 90 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CDCE925PWG4 | ACTIVE | TSSOP | PW | 16 | 90 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CDCE925PWR | ACTIVE | TSSOP | PW | 16 | 2000 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CDCE925PWRG4 | ACTIVE | TSSOP | PW | 16 | 2000 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CDCEL925PW | ACTIVE | TSSOP | PW | 16 | 90 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CDCEL925PWG4 | ACTIVE | TSSOP | PW | 16 | 90 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CDCEL925PWR | ACTIVE | TSSOP | PW | 16 | 2000 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CDCEL925PWRG4 | ACTIVE | TSSOP | PW | 16 | 2000 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The $\mathrm{Pb}-\mathrm{Free} / \mathrm{Green}$ conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb - Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony ( Sb ) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



| Device | Package Type | Package Drawing | Pins | SPQ |  | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | $\begin{gathered} \text { P1 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { W } \\ (\mathrm{mm}) \end{gathered}$ | Pin1 Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CDCE925PWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 7.0 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CDCEL925PWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 7.0 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CDCE925PWR | TSSOP | PW | 16 | 2000 | 346.0 | 346.0 | 29.0 |
| CDCEL925PWR | TSSOP | PW | 16 | 2000 | 346.0 | 346.0 | 29.0 |



| PIMS $^{* *}$ | $\mathbf{8}$ | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{2 8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 3,10 | 5,10 | 5,10 | 6,60 | 7,90 | 9,80 |
| A MIN | 2,90 | 4,90 | 4,90 | 6,40 | 7,70 | 9,60 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15 .
D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Tl under the patents or other intellectual property of TI .
Reproduction of Tl information in Tl data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated Tl product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify Tl and its representatives against any damages arising out of the use of Tl products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific Tl products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products |  |
| :--- | :--- |
| Amplifiers |  |
| Data Converters | amplifier.ti.com |
| DSP | dataconverter.ti.com |
| Clocks and Timers | dsp.ti.com |
| Interface | www.ti.com/cocks |
| Logic | nterface.ti.com |
| Power Mgmt | ogic.ti.com |
| Microcontrollers | Dowe.ti.com |
| RFID | nicrocontroler.ti.com |
| RF/IF and ZigBee® Solutions | NWw.ti-rfid.com |
|  |  |


| Applications |  |
| :---: | :---: |
| Audio | www.ti.com/audio |
| Automotive | www.ticom/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Medical | www.ti.com/medica |
| Military | www.ti.com/military |
| Optical Networking | www.ticom/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video \& Imaging | www.ticom/vided |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated


[^0]:    (1) In default mode or when programmed respectively, S1 and S2 act as serial programming interface, SDA/SCL. They do not have any control-pin function but they are internally interpreted as if $S 1=0$ and $S 2=0$. S0, however, is a control-pin which in the default mode switches all outputs ON or OFF (as previously predefined).

[^1]:    (1) Address bits A0 and A1 are programmable via the SDA/SCL bus (byte 01, bit [1:0]. This allows addressing up to four devices connected to the same SDA/SCL bus. The least-significant bit of the address byte designates a write or read operation.

